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Abstract 
A novel planar device having doped silicon regions (tubs) under the source and drain of an FDSOI MOSFET 
is reported at 20 nm gate length. The doped silicon regions result in formation of potential wells (PW) in 
the source and drain regions of FDSOI MOSFET and thus, the device being called as Potential Well Based 
FDSOI MOSFET (PWFDSOI MOSFET). Simulation and device physics study on PWFDSOI MOSFET 
showed reduction in the OFF current of the device by orders of magnitude. A low IOF F of 22 pA/µm, high 
ION /IOF F ratio of 1.5 x 107 and subthreshold swing of 76 mV/decade were achieved in 20 nm gate length 
PWFDSOI MOSFET. The study was performed on devices with unstrained silicon channel. 
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1. Introduction 
 
The recent past has witnessed aggressive scaling of 
the technology node in a bid to meet Moore’s law. 
This scaling has caused reduced gate control which 
       consequently leads to high OFF current (IOF F) and 
poor subthreshold swing (SS) [1]. Studies have re- 
30 
ported devices like FinFET, TFET and the concept 
of negative capacitance to overcome these short 
comings [2, 3, 4, 5, 6, 7].  Even though FinFET 
        offers excellent gate control, being a 3D device it  
has  process  and  design  level  complexities. While 
35 
NCFET improves SS with increasing thickness of 
the ferroelectric layer, it suffers from hysteresis [8]. 
The Fully Depleted Silicon-on-Insulator (FDSOI) 
        MOSFET continues to be an attractive device option 
because of its planar topology and back-biasing 
feature. We have recently reported a novel Po- 
tential Well Based FDSOI MOSFET (PWFDSOI 
MOSFET) at 10 nm gate length to achieve a high  
        ON-to-OFF current ratio (ION /IOF F ) [9]. In this 
paper, we explore the details of formation of po- 
tential wells at 20 nm gate length in the source 
and drain regions due to the introduction of heavily 
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doped silicon regions in the BOX under the source 
and drain. The paper is based on simulation stud- 
ies supported by p-n junction device physics re- 
sponsible for the creation of potential wells in the 
source/drain regions which results in significant re- 
duction in the OFF current of the device. This pa- 
per is organised as follows: Section 2 discusses the 
concept of formation of potential wells in the source 
and drain regions and the simulation methodology 
followed to realize the conventional FDSOI MOS- 
FET with ground plane (GP)(reference device in 
this study) and the proposed PWFDSOI MOSFET 
at 20 nm gate length with doped silicon regions 
under the source and drain in the BOX. Section 3 
discusses the physics behind PWFDSOI MOSFET 
and Section 4 draws the conclusion. 
 
 
2. Formation of Potential Wells 
 
We report a novel approach to create potential 
wells in the source and drain regions of PWFD- 
SOI MOSFET by introducing doped silicon regions 
in the buried oxide under the source and drain re- 
gions. This study was performed on devices with 
unstrained silicon channel. 
Preprint submitted to Journal of LATEX Templates June 30, 2020 
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Fig. 1: (a) Schematic of 20 nm FDSOI MOSFET with p+ ground plane (GP) under the BOX. The horizontal cutline Z-Z’ is 
drawn in the center of the channel (2.5 nm from the gate stack/channel interface). (b) Relative channel potential profile in 
FDSOI MOSFET with GP in OFF state (VGS = 0 V). Absence of potential wells in source and drain regions in 20 nm FDSOI 
MOSFET is observed. 
Table 1: Models used in 2D TCAD simulations of FDSOI MOSFET 
 
TCAD Models Physical Effect Captured 
Drift Diffusion Carrier transport 
SRH and Auger Carrier recombination 
Quantum confinement SOI layer is very thin leading to quantum confinement of car- 
riers 
Lombardi mobility model Acoustic phonon scattering at low fields and surface recombi- 
nation scattering at high transverse fields 
High field mobility model Velocity saturation effect 
Self heating model Lattice heating in the SOI layer 
Fermi Dirac carrier statistics Presence of heavily doped regions in the device 
Bandgap narrowing At very high doping in silicon, the pn product becomes doping 
dependent 
 
 
Table 2: Device Parameters used in Simulations at 20 nm Gate Length 
 
Parameter Value 
Gate Length 20 nm 
EOT 0.9 nm 
HfO2 thickness 3.8 nm 
SiO2 thickness 0.3 nm 
Permittivity of HfO2 25 
SOI layer thickness 5 nm 
BOX thickness 10 nm 
GP thickness 10 nm 
Spacer length 3 nm 
Gate-to-source/drain overlap 3 nm 
SOI layer doping 1015 cm−3 
Source/Drain doping 1020 cm−3 
TS /TD doping 1020 cm−3 
Ground plane doping 1020 cm−3 
Substrate doping 1015 cm−3 
Work function of gate metal 4.52 eV 
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Fig.  2:  (a) Schematic of 20 nm PWFDSOI MOSFET with region TS  under the source.  The doping of TS  is p-type with a 
concentration of 1 x 1020 cm−3. The horizontal cutline Z-Z’ is drawn in the center of the channel (2.5 nm from the gate 
stack/channel interface). (b) Potential well in the source region of 20 nm PWFDSOI MOSFET with region TS under the 
source. The relative potential profile is plotted along cutline Z-Z’ when the device is in OFF state (VGS = 0 V). 
 
2.1. Simulation Methodology and Reference Device 
FDSOI  MOSFET   with   degenerately   doped 
(  1020 cm−3)  region  under  the  BOX  called the 
        ground plane (GP) was the reference device in this 
study [10]. First a structure as proposed in [10] 
was realized at 20 nm gate length for calibration. 
The silicon layer that forms the channel was 6 nm 
thick and the BOX was 25 nm thick.  As a next 
        step to realize an ultra thin body and BOX struc- 
ture, the silicon layer thickness was reduced to 5 
nm and the BOX thickness was reduced to 10 nm. 
The device had an HKMG gate stack with an EOT 
of 0.9 nm as shown in Fig.   1(a).   The gate-to- 
        source/drain overlap was 3 nm. This has also been 
confirmed through process simulations in Silvaco 
Athena [11]. As shown in Fig. 1(b) the relative 
potential profile along the cutline Z-Z’ through the 
center of the channel shows the channel potential 
         as expected. The simulation study was performed 80 
in Silvaco TCAD [12]. Relevant models invoked to 
capture the physics of the devices are mentioned in 
Table 1. The device parameters used in simulations 
are mentioned in Table 2. 
 
    2.2. 20 nm gate length PWFDSOI MOSFET 
The proposed PWFDSOI MOSFET had heavily 
doped (1020 cm−3) silicon regions  (tubs)  TS  and 
TD under the source and drain respectively in the 
BOX. The proposed device PWFDSOI MOSFET  
        was identical to the reference device in all respects 
except for the presence of the doped silicon tubs 
TS and TD. The doping of the tubs was of oppo- 
site type as compared to source/drain doping (p+ 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 3: 20 nm PWFDSOI MOSFET with regions TS and TD 
under the source and drain respectively. The doping of TS 
and TD is p-type with a concentration of 1 x 1020 cm−3. It 
has an HKMG gate stack with an EOT of 0.9 nm. The 
cutline Z-Z’ is through the center of the channel. 
in n-channel PWFDSOI MOSFET). These doped 
silicon tubs were 5 nm (depth) x 5 nm (width). As 
mentioned earlier, the presence of TS and TD leads 
to p-n junctions formation and consequent poten- 
tial wells in the source and drain regions. 
Figure 2(a) shows 20 nm PWFDSOI MOSFET 
when only TS is present under the source.  Rela-  
tive potential profile along cutline Z-Z’ for this case 
shows the potential well in the source only which is 
illustrated in Fig. 2(b). Similarly, when only TD is 
present under the drain, a potential well is formed  
in the drain only. 
The schematic of the proposed 20 nm PWFDSOI 
MOSFET is shown in Fig. 3. Figure 4(a) shows the 
potential wells in the source and drain regions for 
the proposed 20 nm gate length PWFDSOI MOS- 
4  
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Fig. 4: Potential wells in the source and drain regions of 20 nm PWFDSOI MOSFET with regions TS and TD under the 
source and drain respectively. The relative potential profile is plotted along cutline Z-Z’ when the device is in (a) OFF state 
(VGS = 0 V), and, (b) ON state (VGS = 0.9 V). VDS = 50 mV, VBS = 0 V. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 5: Proposed process flow for the fabrication of PWFD- 
SOI MOSFET from reference device [11]. 
FET (Fig. 3) along the same cutline Z-Z’ for OFF 
state of the device (VDS = 50 mV, VGS = 0 V and 
VBS = 0 V). Fig. 4(b) shows the relative potential 
profile along Z-Z’ for ON state of the device (VDS 
= 50 mV, VGS = 0.9 V and VBS = 0 V). The 
channel is clearly seen to be in inversion. The pro- 
posed process flow for the PWFDSOI MOSFET is 
shown in Fig. 5. The details are mentioned in [11]. 
Simulation studies performed using Silvaco Athena 
and Atlas showed diffusion of dopants from tubs is 
controllable and no dopants diffuse into the channel 
[11]. 
 
2.3. Validity of Drift Diffusion Transport Model 
For OFF state of the device, the relative potential 
profile was also studied along three more horizon- 
tal cutlines A-A’, B-B’ and C-C’ apart from Z-Z’ as 
shown in Fig. 6. The cutline A-A’ is taken below 
the gate stack/channel interface at a distance of 0.5 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 6: Schematic of 20 nm gate length PWFDSOI MOS- 
FET with BOX thickness of 10 nm. The cutline A-A’ is 
taken below the gate stack/channel interface at a distance   
of 0.5 nm from the gate stack/channel interface,  the cut-  
line B-B’ is taken at a distance of 1 nm from the gate 
stack/channel interface and the cutline C-C’ is taken be- 
low the gate stack/channel interface at a distance of 1.5 nm 
from the gate stack/channel interface. The cutline Z-Z’ is 
taken in the center of the SOI layer as shown in Fig. 3. The 
cutlines are not drawn to scale. 
 
nm from the interface, the cutline B-B’ is taken at 
a distance of 1 nm from the gate stack/channel in- 
terface and the cutline C-C’ is taken at a distance 
of 1.5 nm from the gate stack/channel interface. 
The relative potential profiles of PWFDSOI MOS- 
FET along these cutlines are shown in Fig. 7. It 
can be seen from Fig. 7(a) that the potential well 
depth seen by electrons in the top portion of the 
source is small. The potential well depth in source 
along A-A’ is 16 meV, along B-B’ is 42 meV and 
along C-C’ it is 86 meV. The potential well depth 
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Fig. 7: (a)Relative potential profile along cutline A-A’ in OFF state for 20 nm gate length PWFDSOI MOSFET. The potential 
well depth in the source is very small (16 meV). (b) Relative potential profile along cutline B-B’ in OFF state for 20 nm gate 
length PWFDSOI MOSFET. The potential well depth in the source is 42 meV. (c) Relative potential profile along cutline 
C-C’ in OFF state for 20 nm gate length PWFDSOI MOSFET. The potential well depth in the source is 86 meV. The circled 
portions show the potential wells in the source and drain regions. VDS = 50 mV, VGS = 0 V and VBS = 0 V. 
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Fig. 8: (a)Relative potential profile along cutline A-A’ in ON state for PWFDSOI MOSFET. The potential well depth in source 
and drain regions is very small. (b) Relative potential profile along cutline A-A’ in ON state for reference FDSOI MOSFET. 
There is absence of potential wells in source and drain regions in the reference device. (c) Potential wells in source and drain 
regions along cutline Z-Z’ in 20 nm PWFDSOI MOSFET when device is in inversion ON state. VDS = 50 mV, VGS = 0.9 V 
and VBS = 0 V. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
becomes significantly large at the center along the 
cutline Z-Z’ having a value of 225 meV as observed 
from Fig. 4(a). Therefore, it is reasonable to as- 
sume that primarily electrons in the top portion   
of the source in the vicinity of the gate contribute 
to the OFF current in PWFDSOI MOSFET. Un- 
der this assumption, the carrier transport mecha- 
nism remains the same as in the reference device. 
Thus, the drift-diffusion transport model is used in 
the TCAD simulations of the PWFDSOI MOSFET 
also under this assumption because in PWFDSOI 
MOSFET it is the reduction in the number of car- 
riers contributing to the OFF current as compared 
to the reference device. 
For  PWFDSOI MOSFET in the ON state (VDS 
= 50 mV, VGS = 0.9 V, VBS = 0 V) of the de- 
vice, the relative potential profile has been anal- 
ysed along two cutlines, A-A’ and Z-Z’ as shown in 
Figs. 6 and 3 respectively. The relative potential 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
profile along cutline A-A’ for PWFDSOI MOSFET 
in ON state is shown in Fig. 8(a).  The potential  
well depth in the source and drain regions is very 
small, same as in OFF state (16 meV). The relative 
potential profile along the same cutline A-A’ for the 
reference device is shown in Fig. 8(b). The relative 
potential profile along cutline Z-Z’ in 20 nm gate 
length PWFDSOI MOSFET in ON state of the de- 
vice is shown in Fig. 8(c). The potential well depth 
in the source and drain regions is more than that 
observed in Fig. 8(a) and is around 300 meV. 
 
3. Physics of PWFDSOI MOSFET 
3.1. Transfer characteristics 
3.1.1. 20 nm gate length PWFDSOI MOSFET 
The transfer characteristics of the 20 nm gate 
length PWFDSOI MOSFET are shown in Fig. 9 at 
VDS = 0.9 V and in the absence of a back-bias. It 
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Fig. 9: ID vs. VGS characteristics of 20 nm PWFDSOI 
MOSFET with regions TS and TD under the source and 
drain respectively. A step-by-step comparison is drawn in 
the figure between reference device, either TS or TD present 
and the case when both TS and TD are present (proposed 
device). VDS = 0.9 V and VBS = 0 V. 
 
 
is interesting to note that IOF F (ID at VGS = 0 V) 
when only TD was present was less than when only 
TS was present. This is because when only TS was 
present, the carriers which have sufficient energy 
to overcome the source-to-channel barrier reach the 
drain terminal and contribute to IOF F . On the con- 
trary, when only TD was present smaller IOF F re- 
sulted as the carriers experienced barrier due to TD 
even though more carriers from the source were ex- 
pected to get into the channel. Consequently, when 
neither TS nor TD was present (Figs. 1(a) and 
1(b)), IOF F was maximum and when both TS and 
TD were present (Figs. 3 and 4(a)), IOF F was mini- 
mum. The presence of potential wells in source and 
drain does not lead to a significant reduction in ON 
current (ION = ID at VGS = VDS ) as compared to 
ON current of the reference device. This results  
in improved ION /IOF F ratio for 20 nm PWFDSOI 
MOSFET. 
 
Further, a back-bias of -1 V was applied to 
achieve better front gate control [13]. In PWFDSOI 
MOSFET, besides improving gate control, back- 
bias was seen to increase the depth of the potential 
wells and thus, reduction of OFF current. Figure 
10 shows the transfer characteristics of the 20 nm 
PWFDSOI MOSFET and the reference device in 
the presence of back-bias. Table 3 gives the de- 
vice performance parameters for 20 nm PWFDSOI 
MOSFET for the bias condition VDS of 0.9 V and 
VBS of -1.0 V. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 10: ID vs. VGS characteristics of 20 nm PWFDSOI 
MOSFET with regions TS and TD under the source and 
drain respectively. A comparison is drawn with the reference 
device. VDS = 0.9 V and VBS = -1.0 V. 
 
3.1.2. Physics of PWFDSOI MOSFET 
3.2. Electric Field 
The electric field profile in PWFDSOI MOSFET 
is altered significantly in comparison to the electric 
field profile of the reference device as shown in Fig. 
11. This can be attributed to the presence of space 
charge created by the formation of the p-n junctions 
which makes the presence of the GP more effective 
in the termination of field lines. This also explains 
the improvement of DIBL in PWFDSOI MOSFET 
in comparison to GP as discussed in Part II. 
 
3.3. Potential well depth as function of distance 
along Y-Y’ in the source 
The variation of depth of potential well in the 
source as we move from source towards source/TS 
interface is shown in Fig. 12. The potential well 
depth increases as we move along cutline Y-Y’ from 
a point in the source to the source/TS interface. 
This can be attributed to the increased influence  
of the positive space charge on the carriers. Thus, 
electrons located deeper in the source are less likely 
to contribute to the OFF current. With the ap- 
plication of a back-bias, the potential well depth 
increases further causing a significant reduction in 
leakage current as shown in Fig. 10 and for reasons 
mentioned in Part II. 
 
3.4. Potential variation along Y-Y’ 
The variation of relative potential was also stud- 
ied along the cutline Y-Y’ across the n-p junction 
formed by the source and TS in 20 nm PWFD- 
SOI MOSFET and is shown in Fig.  13.  The 
study was performed under equilibrium condition 
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Table 3: Performance parameters at 20 nm gate length 
 PWFDSOI MOSFET Reference Device 
SS (mV/decade) 76 85 
IOF F (pA/µm) 22 860 
ION (mA/µm) 0.34 0.37 
ION /IOFF 1.5 x 107 8.4 x 105 
 
(a) (b) 
Fig. 11: Electric field profiles of (a) reference device and, (b) PWFDSOI MOSFET. VDS = 50 mV, VGS = 0 V and VBS = 
0 V. 
 
 
 
 
 
 
 
 
 
 
 
Fig. 12: Variation of potential well depth in the source in 20 
nm PWFDSOI MOSFET along cutline Y-Y’. Here Y-Y’=0 
is the gate stack/channel interface as shown in Fig. 3. 
significant impact on the performance of the device. 
 
 
Fig. 13: Variation of relative potential from source to TS  
in 20 nm PWFDSOI MOSFET under the condition: VDS 
(VDS =VGS =VBS =0 V). The difference in the po- 
= VGS = VBS = 0 V for doped silicon TS and TD. Here Y-
Y’=0 is the gate stack/channel interface as shown in Fig. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
tential  across  the  n-p  junction  is approximately 
equal to 1.12 eV which is the band gap energy of 
silicon as shown in Fig. 13. Also, it is clearly ob- 
served in Fig. 13 that a significantly larger potential 
drop occurs in the source region and only about 2 
nm depth of TS from the source/TS interface is de- 
pleted. This suggests significant depth of TS region 
is quasi neutral. This implies that process varia- 
tions in depth of the TS and TD will not make a 
 
 
 
 
 
 
 
 
 
 
3. 
 
4. Conclusion 
 
A study based on simulation and device physics 
concepts of 20 nm gate length PWFDSOI MOSFET 
has been presented in this paper. The potential 
wells are instrumental in reducing the OFF current 
of the device significantly. However, the reduction 
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in ON current is marginal, thus significantly im- 
proving ION /IOF F ratio. The study was done on 
devices with unstrained silicon channel. However, 
the study is also applicable to scaled devices having 
strained silicon channel, thus expecting improve- 
ment in ION and ION /IOF F ratio. 
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